I'm not sure it's quite as clean cut as you say. FPGA's have a 10x penalty in area due to the extra routing wires they need.

Also, it seems like the node that Xilinx has been using lately (28 nm) isn't as cutting edge as it used to be.