Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
wyager
on Aug 27, 2017
|
parent
|
context
|
favorite
| on:
Rules for new FPGA designers
Using high quality modern HDLs helped me to understand how e.g. Verilog
should
be used more than using Verilog ever did.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: